

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory//PEG/Display	3~4
CPU-Control/MISC/CFG/Audio	5
Power/GND	6~7
DDR4 SLOT-DIMM1~4	8~9
DDR4-POWER/GND	10~11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USB0C#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power/GND/Strap	16~18
PCIE X16/X1/X4	19~21
PCIE to PCI-ASM1083	22~23
M.2/SATA Express/SATA	24~25
USB POWER/PS2/USB2.0/USB3.0	16~29
PCIE to USB3.1-ASM1142	30~31
PCIE to LAN-I219V	32
VGA/DVI/HDMI Connector	33~35
Audio-ALC1150	36~38
SIO-NCT6793D	39~40
CPU FAN/SYSTEM FAN	41~42
ATX Power/F_Panel	43
ACPI-UPI Power	44
OV-NCT3933	45
+12VIN/VRM_EN&PGD	46
IMVP8-PWM-ISL95858 VCORE+VGT	47~49
CPU PWR_VCCIO-NB685	50
CPU PWR_ST/PLL-GS7166/GS7116	51
CPU PWR_SA-RT8125C	52
DDR4 Power-RT8125C	53
DDR4 Power-VPP25	54
PCH Core Power-RT8125C	55
BIOS &Clear CMOS	56
Manual parts/XDP/EMI CAP	57~59
GPIO MAP	60
Power Map	61
Power Sequence	62
Revision History	63

MS-7970

ATX

Ver:
1.1

Intel -Skylake plamform Z170

CPU:

Skylake-S

Onboard Chip:

HD Audio Codec:ALC892

LAN:RTL 8111H

SIO:Nuvoton 6793D

Flash ROM: SPI 64MB /128MB(For
H170/B150)

Main

Memory:

DDRIV (800/1066/1333/1600/2133MHz) * 4 (Dual
Channel)

ACPI:

NIKO/UPI

Expansion

Slots:

PCI Express (X16) Slot *1
PCI Express (X4) Slot * 1
PCI Express (X1) Slot * 3
PCI Slot * 3
M2 * 1

System Chipset:

Z170 TOMAHAWK
B150 TOMAHAWK
Z170A G43


PWM:


IMVP8 -ISL95858


Other:


SATA3.0 x6 (PCH)
REAR USB2.0 *2
FRONT USB2.0 *4
FRONTUSB3.0 *4
REAR USB3.0 *2
REAR USB3.1 *2



MS-7978 Block Diagram































DIMM SLOT PN BY SPEC







HDMI_USB1:P1&P2 JUSB3:P3&P4 JUSB4:P5&P6










PCIECOMP_P Length Match < 5mil
PCIECOMP_N

Pin	1	2	3	4	5	6	7	8	9	10	11	12	13	14
U110	PCIE0_	PCIE0_	PCIE0_	PCIE0_	N/A	N/A	N/A	N/A	N/A	LAN_Cdr0_	LAN_	PCIE0_	PCIE0_	PCIE0_
U115	PCIE0_	PCIE0_	PCIE0_	PCIE0_	N/A	N/A	N/A	N/A	N/A	LAN_Cdr0_	LAN_	PCIE0_	PCIE0_	PCIE0_
U170	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	LAN_	PCIE0_	PCIE0_	PCIE0_
U171	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	PCIE0_	LAN_	PCIE0_	PCIE0_	PCIE0_
Pin	15	16	17	18	19	20	21	22	23	24	25	26	27	28
U110	PCIE0_	PCIE0_	N/A	LAN_	SATA0_	SATA0_	SATA0_	SATA0_	N/A	N/A	N/A	N/A	N/A	N/A
U115	PCIE0_	PCIE0_	N/A	LAN_	SATA0_	SATA0_	SATA0_	SATA0_	N/A	N/A	N/A	N/A	N/A	N/A
U170	PCIE0_	PCIE0_	PCIE0_	LAN_	SATA0_	SATA0_	SATA0_	SATA0_	N/A	N/A	N/A	N/A	N/A	N/A
U171	PCIE0_	PCIE0_	PCIE0_	LAN_	SATA0_	SATA0_	SATA0_	SATA0_	N/A	N/A	N/A	N/A	N/A	N/A











GND

10 OF 10




TOP Swap




Internal pull-down is disabled after PLTRST#

LPC eSPI Mode




Internal pull-down is disabled after RSMRST

No Reboot




Internal pull-down is disabled after PLTRST#

Boot BIOS




Internal pull-down is disabled after PLTRST

AMT and SBA with confidentiality




Internal pull-down is disabled after RSMRST

HDA_SDO



ESPI FLASH SHARING MODE




Internal pull-down is disabled after RSMRST

2015.04.24
Add Clock Gen

R773 X 10K/1% IDT_DFS+
R774 X 10K/1% IDT_DFS-
R1232 X 10K/1% BLK-
R1234 X 10K/1% BLK+

VCC3_CLK



default high
Active low

2015.04.24 Remove
BLK-
BLK+

(47) CLK_IMON >> R928 X OR/4 IMON R

CK_VTTPWRG 1 VTTPWRG/PD#_3.3


(15,44) FP_RST# << R949 X OR/4 FP_RST# CKGEN

check CLK Gen PN and Footprint

VCC3_CLK R815 X 4.7K/4
R947 X 4.7K/4 INP_SEL

INP_SEL	
0	25MHz crystal input
1	100MHz differential input

VCC3_CLK L41 X 60L3A-40 VDDA_CLK




(15,21,28,40,45,47,52,55) SLP_S3# >> D21 X_S-RB751V-40_SOD323-RH

2015.05.18 Enable add SLP_S3#

VCC3_CLK R1033 X 10K/1% IDT_DFS+
VCC3_CLK R1034 X 10K/1% IDT_DFS-

Co-layer

(8,15,48) SMBDATA_VCC >> R1032 X OR/4 SMBDATA_IDT
(8,15,48) SMBCLK_VCC >> R955 X OR/4 SMBCLK_IDT
(15,20,21,22,46) SMBDATA_VSB >> R772 X OR/4 SMBDATA_IDT
(15,20,21,22,46) SMBCLK_VSB >> R740 X OR/4 SMBCLK_IDT




F'S	VCO Frequency
0	VCO 400MHz (OC)
1	VCO 1200MHz (default)

PCI Express X16 Slot

footprint UN1-7968002
1.0 stuff UN11-1641221-L06
2.0 stuff UN11-1641331-L06

support max speed GEN3 Black

2015.04.23 Remove switch



2015.04.23 Remove



SEL	MODE_1	MODE_0
8X/8X	1	1
16X	1	0
8X/8X	0	1
16X	0	0










MICRO-STAR INT'L CO.,LTD


MS-7970

Size Custom Document Description **PCIE SLOT (X16)** Rev 1.1

Date: Thursday, July 23, 2015 Sheet 20 of 63




2015.05.04 Add for improve 5VDUAL Drop issue.

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]



EMI:close pin

EMI:close pin





PCIE(X1) *3 PCIE(X4)*1 PCIE(X16)*1

3.3Vaux:0.375*5=1.5A(wake)


0.02*4=0.1A(no wake)

VCC3:3*5=15A

+12V:0.5*3+2.1+5.5=9.1A




EMI:close pin



MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Document Description	Rev
Custom	PCIE SLOT (X1)	1.1
Date: Thursday, July 23, 2015	Sheet 22 of 63	



CLK100SEL-
 "H" for PECLK input only
 "L" for PECLK & PCICLK input

TEST_EN-
"H" for Test Mode Enable
"L" for Test Mode Disable



CLKRUN_EN-
"H" for CLKRUN Mode Disable
"L" for CLKRUN Mode Enable

I2CCLKSEL-
 "H" is 135KHz I2CCLK
 "L" is 67.5KHz I2CCLK



MS-7970


Size Custom	Document Description PCIE to PCI-ASM1083	Rev 1.1
Date: Thursday, July 23, 2015		Sheet 23 of 63




By Layout ,CK_PCI Reference Layer changed.

VCC3
90mA+115mA

Remove Cut Power.




115mA





IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

AD31[0] <<> AD31[0] (23)
 C_BE#3[0] <<> C_BE#3[0] (23)

PCI PULL-UP / DOWN RESISTORS




2015.04.23 Add for slot2









IDSEL = AD17
MASTER = PREQ#1
PIRQ#B





2015.04.23 Add for slot2



PCI slot (X3)		
+3.3Vaux (wake)	-	1125mA
+3.3Vaux (no wake)	-	60mA
+3.3V	-	7.6A
+5V	-	15A
+12V	-	1.5A



Clear CMOS Button




2015.05.12 Remove SE Re-Driver




2015.07.02 Remove SE connector






2015.07.02 Modify SPEC



2015.05.13 Change to 90 degree








P-MOS
D03-06P0319-N03



N-MOS
D03-510BA0C-N03
D03-3056M00-U47
D03-4C05N03-O05
D03-3830D09-N47
D03-632BA0C-N03

D08-2000300-P16 (Itrip=3.5A; 0.003ohm)
D08-0300700-P16 (Itrip=2.6A; 0.015ohm)


FRONT USB PORT 7,8






EMI Cap near Connector.








1.0A






1.8A


EMI Cap near Connector.




FRONT USB PORT 13,14 1.8A




EMI Cap near Connector.









USB MODE




REAR USB PORT 2,3 (W/ PS2)







From ASM1142.

From ASM1142.




Rear USB3 CONN


Important--
If USB3.0 signal connect to front pin header,
please must less than 1.5 inch,short trace
has better eye diagram with some bad fly cable by SI customer.




USB2.0
D0G-0200529-A68 Main
D0G-0100619-I05 AVL



ESD Protection NEAR CONNECTOR




USB3.0
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL




OC# signal connect to
SB OC pin.


min 80mil.
1.8 A



EMI Cap near Connector.




1.8A




2015.04.30 Modify link with ASM1142

RTL8111G/RTL8111H Giga LAN


8111H:B06-08111CC-R09
8111G:B06-081116C-R09



LAN Connector



Update module 2015.05.25




8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15






MICRO-STAR INT'L CO.,LTD

MS-7970

Size Custom Document Description LAN Killer E2205 Rev 1.1
Date: Thursday, July 23, 2015 Sheet 35 of 63

If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining




MS-7970


Size Custom	Document Description VGA Connector	Rev 1.1
Date: Thursday, July 23, 2015		Sheet 36 of 63

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)










Check MSI PN
N58-39F0231-K06




U26 AVL:D0G-05A050C-005
D0G-06A050C-A68



U27 AVL:D0G-05A050C-005
D0G-06A050C-A68




HDMI level shifter



9.09K 480P Fail.
So need change to 9.31K.

NXP :9.09K
ASMEDIA:3K

注意High/Low Detect



	"0"	"1"
DDC_EN	DDC level shifter disable	DDC level shifter enable
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances
OE#	enable	the chip is power down and input termination resistors will be at high impedance.
HPD_SINK	disable	enable
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.	
REXT		

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

PC1, PC0		note
00	8 dB	internal pull-down at ~500K ohm.
01	4 dB	
10	12 dB	
11	0 dB	







Table B-1. PCH PCI Express Tx/RX - HDMI Signal Mappings










Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSB_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	TMDSB_DATA2	DDPB_0P
	DDSP_B_TX1_DN	TMDSB_DATA3#	DDPB_1N
	DDSP_B_TX1_DP	TMDSB_DATA3	DDPB_1P
	DDSP_B_TX2_DN	TMDSB_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSB_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSB_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSB_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI0_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI0_CTRL_DATA	



Type B:
ALC892/887

2015.04.24 Modify from
ALC1150 to ALC892


- (13) AZ_SDOUT
- (13) AZ_SDI0
- (13) AZ_SYNC
- (13) AZ_RST#
- (13,58) AZ_BITCLK



IO HM Voltage voer 2V will not detect

[illegible]

2015.04.24 Add




MICRO-STAR INT'L CO.,LTD

MS-7970


Size Custom	Document Description SIO-NTC6792D-2	Rev 1.1
----------------	---	------------

Date: Thursday, July 23, 2015 Sheet 41 of 63




Type G : 4 PIN CPU FAN USE SIO PWM (Reserve NCT3943S & WITHOUT CUT POWER)



Type G : 4 PIN CPU FAN USE SIO PWM (Reserve NCT3943S & WITHOUT CUT POWER)



Type H : 4/3 PIN SYS FAN FROM NCT3943S(USE SIO CUT POWER)




MICRO-STAR INT'L CO.,LTD

MS-7970

Size Custom	Document Description SYSTEM FAN	Rev 1.1
----------------	---	------------


Date: Thursday, July 23, 2015		Sheet 43 of 63	
-------------------------------	--	----------------	--

3VDSW




5VDIMM FOR 5VDUAL

2015.05.19 Power source change with USB.




CUT_VBAT

CRB




5VDUAL

5VDUAL is power source of PCH_1VSB.



3VSB cost down




MICRO-STAR INT'L CO.,LTD

MS-7970


Size	Document Description	Rev
Custom	ACPI UPI	1.1
Date: Thursday, July 23, 2015	Sheet 45 of 63	

Remove Cut Power.


UPI VOLTAGE CONSOLE




UPI VOLTAGE CONSOLE



UPI VOLTAGE CONSOLE



ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




▲	MICRO-STAR INT'L CO.,LTD
---	--------------------------

 MS-7970


Size Custom	Document Description OV-NCT3933/GPIO-NCT5605	Rev 1.1
----------------	--	------------

	Date: Thursday, July 23, 2015	Sheet 46 of 63
--	-------------------------------	----------------



$I_{rms} = I_{out} * \sqrt{D/N * (D)^2}$
 $D = V_{out}/V_{in}$
 $N = \text{Phase number}$



$I_{ripple} = 23.097A$
 $V_{CORE} = 12.47A$
 $V_{GT} = 7.2977A$
 $V_{CCSA} = 3.33A$




VRM_EN Control from VCCIO_PG




PCH_PWROK Control from VCCIO_PG&VCCSA
 VCCST_PWROK Control from VRM_PGD

VCCSA&Vcore use same PWM IC, pull up VCC3
 VCCSA&Vcore use different PWM IC, pull up VCCSA
 VCCST_PWROK can assert before or equal to PCH_PWROK, but must never lag it.




VCCIO使用NB681/685時, PIN 3V3要接外部VCC3,
 VCCIO_PG上升時會彈一根到0.6V,
 所以PCH_PWROK前端控制的VCCIO_PG改接VRM_EN.



For VCCST_PWROK deassertion
 max:1us

2015.05.22 Prevent use same IMON cause noise.



MICRO-STAR INT'L CO.,LTD

MS-7970

Size Custom	Document Description +12VIN/VRM_EN&PGD	Rev 1.1
Date: Thursday, July 23, 2015	Sheet 47	of 63

The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).data & clk mismatch

Route the Alert signal between the Clock and the Data signals.

Constraint: 5/10/15

SVID Addr 00h : VCORE
SVID Addr 01h : VGT
SMBus Addr: XXh


TDP: 95W


VGT Total OCP: 90A


4+3 Application: VCORE+VGT

PWM1~PWM3 For VCORE 100A

PWM4~PWM5 For VGT 48A





[illegible]



0.95V; 5.5A
(H110 VCCIO=VCCSA)

$I_{MAX} 10A$
 $I_{LIMIT}=10A\sim 12A$
 $I_{OC}=I_{LIMIT}+40\%*I_{MAX}/2=12A\sim 14A.$

L04-01072H0-T15
AVL: L04-0107800-M26

[illegible]



VCCSTPLL

1.0V; 250mA

For Cost down VCCST&VCCPLL merge

for Gaming3/5, Classic, ECO
and H110

2015.05.22 Update




NO OV, R26-->25.5K, R27-->100K, C178 unstuff
VCCIO ramped and stable before
beginning of VCCOPC/VCCEPIO ramp
VCCST/PLL stable 1ms before PROCPWRGD


VCCPLL_OC

1.2V; 110mA

2014.08.21 update



2014.08.25 update



MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Document Description	Rev
Custom	CPU PWR_ST/PLL	1.1
Date: Thursday, July 23, 2015	Sheet 52 of 63	

SA Power:1.05V,12.3A

OCP = 12.3A * 1.4 = 17.22A

Rocs(R15)=OCP*Rdson(Low side)/10uA

= 17.22 * (3.4)mohm / 10uA

= 5.854Kohm

Rocs: 5.76K, OCP:

D03-4C05N03-005 : 3.4mohm

D03-632BA0C-N03 : 3.3mohm

D03-3056M00-U47 : 4.2mohm

use UBIQ MOS need Check



Rdson(Low) 10V

D03-4C05N03-005 : 3.4mohm

D03-632BA0C-N03 : 3.3mohm

D03-3056M00-U47 : 4.2mohm

2015.05.11 Update. To prevent VRM_EN level too low to make PWRGD not output.




SLP_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off.

SLP_S3# assertion to VR disabled
max: lus

OCPSET: min 5Kohm

OCP
= (R417 * 10uA) / DCR
= (5.76k * 10uA) / 3.3m
= 17.4A



$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$

$$= 11.1 * 0.8 * 0.282566$$

$$= 2.509A$$

Footprint: CHK_D2_10_5X7_2_H9_6

$$L_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$

$$= 0.5914uH (K = 30\%)$$



MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Document Description	Rev
Custom	SA POWER-RT8125C-1PHASE	1.1
Date: Thursday, July 23, 2015	Sheet 53 of 63	

DDR4_1.2V 2.5A+9.5A+1.2A=13.2A

2.5A FOR CPU

9.5A FOR 4DIMM

1.2A FOR DDR VTT

OCp = 13.2A * 1.5 = 19.8A

Rocp(R95)=OCp*Rdson[Low side]/2/10uA

= 19.8A * (4.6/2)mohm/10uA

= 4.95Kohm < 5K

Rocpset: 5.1K


OCp=Rocpset*Rdson[Low side]/2/10uA

= 5.1K * (5/2)mohm/10uA


= 22.173A

use UBIQ MOS need Check

Pull up change by layout



$$I_{rms} = I_{out} * \sqrt{I_{out} * (V_{out}/V_{in}) * [1 - (V_{out}/V_{in})]}$$
$$= 13.2 * 0.427$$
$$= 5.636A$$



OCpSET



$$OCp = (R95 * 10uA) / DCR$$
$$= (7.92k * 10uA) / 4m$$
$$= 19.675A$$

RT8125C R95->5.1K (12.75A)
up1540 R95->NC

Datasheet公式計算

$$L_{min} = ((V_{in} - 1.2V) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$
$$= 0.7677uH (K = 30\%)$$

若帶入CAP ESR計算, 0.2432uH < L < 1.2897uH




MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Document Description	Rev
Custom	DDR POWER-RT8125C-1PHASE	1.1
Date: Thursday, July 23, 2015	Sheet 54 of 63	

4DIMM :2.24A FOR DDR VPP2.5V



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



MS-7970

Size Custom	Document Description DDR4 Power-VPP25	Rev 1.1
Date: Thursday, July 23, 2015		Sheet 55 of 63

PCH_1VSB

1.0V; 11A

OCP = 11.787A


Rocset = $1.5 * I_{max} * R_{dson(LOW)} / I_{ocset}$
= $1.5 * 7.858 * 5m\Omega / 10\mu A$
= 5.8935K

Rocs: 5.9K, OCP:

D03-4C05N03-005 : 11.8A
D03-632BA0C-N03 : 12.82A
use UBIQ MOS need Check

Rdson(LOW) 4.5V
D03-4C05N03-005 : 5 mohm
D03-632BA0C-N03 : 4.6mohm
D03-3056M00-U47 : 6.2mohm

2015.07.14 Add +12V loading



up1504 & RT8125
VCC Input Range : 4.5V to 13.2V

$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$
$$= 10.664 * 0.4$$
$$= 4.2656A < 5000mA$$

L04-47B7730-T15 for OC, Gaming 10, 9, 7, 5
L04-12A7321-L65 for Gaming 3, SLI, ECO
L04-12A7721-T15 for cost down

2015.05.25 Remove CUT_VBAT to CUT_1VSB_EN




2014.08.21 update

RT8125C C236->1000pF; R204->6658
up1540 C236&R204 NC

RT8125C C180->1000pF.
For up1540 : C180->5.9K, OCP 12.82A.
Update 2015.05.06

(46) PCH_CORE_OV >>

0728: add



0728: Change net name



0902 : Stuff R when NO PCH_1P8 & V_OPC_1P8

$$V_{out} = V_{ref} * (1 + R_{821}/R_{822})$$
$$= 0.8 * (1 + 1K/3.92K)$$
$$= 0.8 * 1.2551$$
$$= 1.004V$$

PCH_1P8


Remove circuit




MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Document Description	Rev
Custom	PCH Core Power-RT8125C	1.1
Date:	Thursday, July 23, 2015	Sheet 56 of 63




- PCH_SPI_CS0# >> PCH_SPI_CS0# (15)
- PCH_SPI_CLK >> PCH_SPI_CLK (15)
- PCH_SPI_MISO >> PCH_SPI_MISO (15)
- PCH_SPI_MOSI >> PCH_SPI_MOSI (15)
- PCH_SPI_IO2 >> PCH_SPI_IO2 (15)
- PCH_SPI_IO3 >> PCH_SPI_IO3 (15)
- CHIP_PWGD >> CHIP_PWGD (15,19,40)
- PCH_DPWRK >> PCH_DPWRK (15,45)
- RSMRST# >> RSMRST# (15,40)
- SIO_SLPUS >> SIO_SLPUS (40,45,56)



CLR_CMOS

2015.04.23 Modify R37 Q51 & Add R185



tri-state		
INPUT		outout
PIN1	PIN2	pin4
L	H	H
L	L	L
H	X	Z

	R57	U338	R1094	C607
USE U338				
Auto CLR_CMOS	X	O	O	O
NOT USE U338				
Auto CLR_CMOS	O	X	X	X

MICRO-STAR INT'L CO.,LTD

MS-7970

Size Custom Document Description BIOS & Clear CMOS Rev 1.1

Date: Thursday, July 23, 2015 Sheet 57 of 63

PCB



7970_1.0

P/N: PD0-0797010-G37

CPU Socket



Battery



PCH

SBC Label



HDMI Label



BIOS Label



Marketing Label



USB3.1 Label



DIMM-R



PCIE-Rx16



PCIE-Rx4



Audio-C



PS2-C



USB-Black




LAN-Blue1



USB-Blue1




PCH Heatsink



PCH HS




MOS1 Heatsink



MOS HS




MOS2 Heatsink




MOS HS




2015.05.11 Add EMI suggestion



Mounting Holes




Test point



Simulation





Optical Fiducial Marks-120



2015.04.28 Add

LED placed in the four corners of board.



MICRO-STAR INT'L CO.,LTD

MS-7970

Size	Custom	Document Description	Manual parts	Rev	1.1
Date:	Thursday, July 23, 2015	Sheet	58	of	63